rtl/uncore/north_bridge.sv


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48

//
// Copyright (c) 2026, Apollo Telephone Laboratories.
// Provided under the BSD-3 clause.
//

//
// The AT-LI02 uncore north-bridge
//
// @refclk_i:   Reference clock input from on-board VCO
// @reset_ni:   Active-low reset input
// @dclk_o:     Derieved clock output
// @gclk_o:     Gated global clock output
// @greset_o:   Global reset output
//
module north_bridge (
    input wire refclk_i,
    input wire reset_ni,

    output logic dclk_o,
    output logic gclk_o,
    output logic greset_o
);
    logic clk_en = 1;
    logic dclk;
    logic gclk;
    logic pll_locked;
    logic greset;

    // Clock domain 0
    clkgen clkdom0 (
        .refclk_i(refclk_i),
        .reset_ni(reset_ni),
        .clk_en_i(clk_en),
        .dclk_o(dclk),
        .gclk_o(gclk),
        .pll_locked_o(pll_locked)
    );

    // Reset bridge
    always_ff @(posedge dclk) begin
        greset <= ~reset_ni | ~pll_locked;
    end

    // Continuous assignments
    assign dclk_o   = dclk;
    assign gclk_o   = gclk;
    assign greset_o = greset;
endmodule