rtl/uncore/uncore.sv


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40

//
// Copyright (c) 2026, Apollo Telephone Laboratories.
// Provided under the BSD-3 clause.
//

//
// AT-LI02 uncore
//
// @refclk_i:   Reference clock input from on-board VCO
// @reset_ni:   Active-low reset input
// @dclk_o:     Derieved clock output
// @gclk_o:     Global clock output
// @greset_o:   Active-high global reset output
//
module uncore (
    input wire refclk_i,
    input wire reset_ni,

    output logic dclk_o,
    output logic gclk_o,
    output logic greset_o
);
    logic dclk;
    logic gclk;
    logic greset;

    // North bridge
    north_bridge uncore_north (
        .refclk_i(refclk_i),
        .reset_ni(reset_ni),
        .dclk_o(dclk),
        .gclk_o(gclk),
        .greset_o(greset)
    );

    // Continuous assignments
    assign greset_o = greset;
    assign dclk_o   = dclk;
    assign gclk_o   = gclk;
endmodule